

Fig. 1





Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6

Fig. 7

FIG. 8 is a block diagram of a memory system 400, including a memory array 500, a row decoder 510, a sense amplifier 520, a column decoder 530, a memory array 600, a sense amplifier 620, and a column decoder 630.




Fig. 8